Normal view MARC view ISBD view

Verilog HDL : A Guide to Digital Design and Synthesis

Palnitkar, Samir

Verilog HDL : A Guide to Digital Design and Synthesis - 2nd - New Delhi Pearson Education Asia 2013 - 490p.

Subjects--Topical Terms:
Electronics & Communication Engg.

Dewey Class. No.: 621.39 / PAL

Place hold
Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)